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 
Abstract-High voltage (HV) pulse generators (PGs) are the 
core of pulsed electric field applications. Applying HV pulses 
produces electrical pores in a biological cell membrane, in which 
if the size of the pores increases beyond a critical size, the cell will 
not survive. This paper proposes a new HV-PG, based on the 
modular multilevel converter with full-bridge sub-modules (FB-
SMs). In order to alleviate the need of complicated sensorless or 
sensor based voltage balancing techniques for the FB-SM 
capacitors, a dedicated self-regulating charging circuit is 
connected across each FB-SM capacitor. The individual capacitor 
charging voltage-level is obtained from three successive stages 
namely: convert the low-voltage DC input voltage to a high-
frequency square AC voltage; increase the AC voltage-level via a 
nano-crystalline step-up transformer; and rectify the secondary 
transformer AC voltage via a diode full-bridge rectifier. The HV 
bipolar pulses are formed across the load in a fourth stage 
through series connected FB-SMs. The flexibility of inserting and 
bypassing the FB-SM capacitors, allows the proposed topology to 
generate different pulse-waveform shapes, including rectangular 
waveforms with specifically reduced ࢊ࢜Ȁࢊ࢚ and ramp pulses. The 
practical results, from a scaled down experimental rig with five 
FB-SMs and a 1kV peak to peak pulse output, validate the 
proposed topology. 
 
Index Terms- Electroporation, high-voltage bipolar-pulses, 
modular multilevel converters (MMC), pulsed electric field. 
 
I. INTRODUCTION 
pplying a pulsed electric field (PEF) across a biological 
cell membrane produces electrical pores (or 
electroporation) in the cell. According to the cell type there is 
a critical pore size beyond which the cell will not survive, viz. 
it cannot reseal its pore [1]. Biofouling and protein insertion 
are examples of nonlethal exposure to a PEF, while water 
treatment and air pollution control are examples of lethal PEF 
applications [2]-[3].  
Applying a lethal or nonlethal PEF is associated with heat 
generation, however, in food sterilization this is an unwanted 
feature when preserving the nutritional value of food [4]. 
Generally, non-thermal plasma is utilized in water treatment  
 
 
 
 
 
(a) (b) 
Fig. 1. MMC-SMs. (a) HB-SM. (b) FB-SM.  
 
and food sterilization through applying short pulse durations 
(tens of nanoseconds to a few hundred microseconds) of a 
electric field of strength 10 to 50 kV/cm [3]-[5]. 
Advances in power electronic devices, namely their high 
power and high frequency ratings, has enabled semi-conductor 
based high voltage (HV) pulse generators (PGs) for PEF 
applications. The emerged topologies usually mimic the 
classically dominating PG converters, such as the Marx 
generator [6]-[8]. Creating HV pulses usually exploits the 
parallel charging of a group of capacitors then their series 
connection to discharge across the load; achieved by means of 
semi-conductor switches [9]-[11]. Utilizing the inherent 
capacitor in a modular multilevel converter (MMC) sub-
module (SM), to store energy and discharge across the load 
during pulse generation, is presented in the literature [12]-
[15]. Generally, there are two main types of MMC-SM, 
namely: the half-bridge sub-module (HB-SM) and the full-
bridge sub-module (FB-SM). Both have been extensively 
studied for MMC based HVDC transmission applications, 
where the features of each SM type have been revealed [16]-
[17]. Whereas the HB-SM has half the number of semi-
conductor switches, the FB-SM has the ability to generate 
negative voltage at its terminals, which can be used to block a 
HVDC DC fault current. Both SM types, along with their 
switch states, are shown in Fig. 1.  
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 Fig. 2. Proposed pulse power topology and its four successive conversion stages, for HV pulse generation. 
 
The voltage clamping feature of HB-SMs is employed in 
[15] to generate HV bipolar/unipolar rectangular pulses with a 
high repetition frequency while avoiding voltage sharing 
problems when series connecting semi-conductor switches. In 
[12] the HB-SM capacitors are charged sequentially then 
connected in series to discharge into the load.  The reduced ݀ݒȀ݀ݐ feature inherited in multilevel converters for HVDC 
transmission applications, has been utilized to generate 
reduced ݀ݒȀ݀ݐ pulse waveforms to decrease WKH FRQYHUWHU¶V
electromagnetic interference (EMI) [18]-[19]. In [20], with 
two H-bridges fed from two isolated DC input sources, a 
bipolar PG is proposed but providing the isolated DC sources 
to the H-bridges is not addressed. This possibly will impede 
the scalability of the PG.    
Practically, classical PGs are able to generate unipolar 
pulses of rectangular as well as exponential waveforms [6], 
where these pulses impose electrical stresses on the cell-
membrane until electroporation is completed. Bipolar pulses 
prove their effectiveness in electroporation applications by 
subjecting the cell membrane to mechanical stresses in 
addition to the electrical stresses [21]-[22].  
In this paper, a new HV-PG topology is proposed, which is 
formed of four successive conversion stages. The stages start 
with a relatively low voltage DC (LVDC) input and end with 
HV pulse generation across the load. The PG utilizes modular 
multilevel FB-SMs, thus can generate bipolar voltage pulses. 
HB-SMs produce a unipolar pulse, but with half the number of 
SM insulated-gate bipolar transistors (IGBTs). With both SM 
types, the SM capacitors are charged independently from 
individually connected circuitry across each SM capacitor. 
Thus, along with modularity and scalability, the proposed 
topology alleviates the need of a SM capacitor voltage 
balancing algorithm, as each SM capacitor is constantly 
charged by its individual circuit to the designed charging 
voltage-level. Not only rectangular pulses are possible with 
the proposed topology, but multilevel pulses with reduced 
 
 ݀ݒȀ݀ݐ are also possible. The utilized FB-SM capacitance is 
small compared with the mF capacitances in HVDC 
transmission applications, which reduces the topology 
footprint. The main contribution of the proposed HV-PG can 
be summarized as: 
x Generating HV pulses from a LVDC input supply. 
x Generation flexible pulse-waveform shapes. 
x Capacitor voltage balance is achieved without any 
voltage sensors or control algorithm. 
x Generation of bipolar pulses using one arm of series 
connected MMC FB-SMs.  
The proposed converter is introduced in section II, while its 
operational principle and FB-SM capacitor sizing are outlined 
in section III. Experimental results are presented in section IV. 
Finally, section V summarizes the proposed topology aspects 
and limitations. 
II. PROPOSED HV-PULSE GENERATOR TOPOLOGY 
The proposed HV-PG converter topology and the four 
successive stages for HV pulse generation across a load, are 
illustrated in Fig. 2. Stage-I, the H-bridge inverter, is 
responsible for converting the LVDC input ௦ܸ into a high-
frequency square AC-voltage of peak to peak value ? ௦ܸ. In 
Fig. 2, stage-II is formed of multiple nano-crystalline core 
based high-frequency step-up transformers, all with the same 
turns ratio ?ǣ .݊ The nano-crystalline material is preferred 
(over ferrite) for high-frequency operation due to its high core 
permeability, hence high magnetizing inductance, high flux 
density, near square hysteresis loop, etc. [23]. The reduced 
transformer volume, due to high-frequency operation, 
enhances the modularity of the proposed topology. The 
primary of each transformer is a single-turn that is located in 
the axial center of each transformer core. A single turn realizes 
the necessary HV isolation creepage and clearance. The peak 
of the applied high-frequency square AC voltage from stage I, 
at the primary of each transformer is ௦ܸ ܰ ? , while the 
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secondary voltage peak is݊ ௦ܸ ܰ ?  where ܰ is the number of 
transformer cores (hence FB-SMs) and ݊ is the number of 
secondary turns.  
The inductor ܮ௜௡in stage-II has a small inductance, typically 
in the µH range, to limit the input current (thus creating a 
current source [24]-[25]). With a large number of 
transformers, the total leakage inductance may be sufficient to 
alleviate the need of ܮ௜௡ at the input. In stage-III, the high-
frequency square AC voltage of each transformer secondary is 
rectified through a diode full-bridge rectifier, resulting in a DC 
voltage of ௌܸெ ൌ ݊ ௦ܸ ܰ ?   (1) 
The final stage, stage-IV, consists of the ܰ series connected 
FB-SMs across the load (usually the treatment chamber). With 
each FB-SM capacitor ܥௌெ directly fed from the output of 
stage III, the peak pulse voltage is approximately  ௣ܸ ൌ ݊ ௦ܸ (2) 
The use of FB-SMs allows the generation of both positive 
and negative output voltage polarities. The anti-parallel diodes 
across each IGBT switch in the FB-SMs can be omitted 
because they are not utilized to re-charge the FB-SM 
capacitors as in HVDC transmission applications. Here each 
of the ܰ FB-SM capacitors is independently charged by one of 
the ܰ external isolated sources (stage III in Fig.2).  
III. HV-PG OPERATING PRINCIPLE AND FB-SM CAPACITOR 
SIZING 
A. Principle of operation 
The voltage waveforms of the first three stages are 
illustrated in Fig. 3. Starting from a LVDC input, ௦ܸ, each FB-
SM capacitor is charged simultaneously and independently, to 
a DC voltage of ݊ ௦ܸ ܰ ? . The FB-SM capacitors are the energy 
pool that delivers the required HV pulse energy (or stage IV), 
where, with the aid of the FB-SM voltage clamping 
configuration, it is possible to connect the charged capacitors 
in series to create pulses with a peak voltage ofേ݊ ௦ܸ, if all the 
FB-SMs are inserted. 
Fig. 4 illustrates the generation of a bipolar rectangular 
pulse-waveform with a repetition time of ௦ܶ.  At ݐ ൌ  ?, all the 
FB-SM capacitors are inserted simultaneously to form the 
positive polarity voltage pulse, (by turning ON T1 and T4 of 
each FB-SM) for the desired pulse timeݐ௣, thus a peak voltage 
of ൅݊ ௦ܸ is impressed across the load.  Then the FB-SMs are 
bypassed, by turning ON T1 and T3 (or T2 and T4) of each FB-
SM, for ሺ ?ܶ௦ െ ݐ௣ሻ which nulls (zeros) the voltage across the 
load. The FB-SM capacitors are inserted simultaneously to 
form the negative polarity voltage pulse, (by turning ON T2 
and T3 of each FB-SM) for the desired pulse timeݐ௣. Then 
again the SMs are bypassed, by turning ON T1 and T3 (or T2 
and T4) of each FB-SM, for the remainder of ௦ܶ. During pulse 
generation, the FB-SM capacitor voltage ௌܸெ decreases, 
droops, as a result of transferring some stored energy to the 
load. The remaining voltage ௢ܸ on each FB-SM capacitor is  ௢ܸ ൌ ߚ݊ ௦ܸȀܰ (3) 
where ȕ is the percent remaining voltage after pulse 
generation. After pulse generation, the individual FB-SM 
capacitors are recharged to their pre-discharging value ௌܸெ ൌ݊ ௦ܸȀܰ through stage III (although charging occurs 
continuously, even during the pulse). 
As the pulse voltage magnitude increases, it is desirable to 
reduce the PG ݀ݒ ݀ݐ ?  to reduce the EMI level. Several recent 
PGs utilize the MMC HB-SM for such a task, [13]-[14] and 
[19]. However, generating multilevel pulse waveforms is not 
possible without assuring balance of the individual SM-
capacitor voltages. Generally this can be achieved only by 
employing sensorless or sensor based techniques. Balancing is 
possible with the proposed PG without the necessity of 
complicated algorithms for sorting the FB-SM capacitor 
voltages as in HVDC transmission applications. The fact that 
each FB-SM voltage is restored to its pre-discharging voltage-
level immediately after contributing to pulse generation, 
makes it possible to generate multilevel pulse waveforms, 
using the first-in first-out (FIFO) principle. 
  
Fig.3. Voltage variation through different stages of the proposed PG 
topology. 
 
Fig. 4. Generating rectangular bipolar pulses by the proposed PG. 
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Fig. 5. Generating multilevel pulses by the proposed PG. 
  
 
(a) (b) (c) 
 
(d) 
Fig. 6. Scaled down experimental set-up. (a) Stage-I H-Bridge inverter. (b) Complete module of stages-II III and IV. (c) The complete five modules. (d) 
Complete experimental test rig.  
 
The FB-SM with the lowest capacitor voltage is charged first 
as the low voltage H-bridge is forced to operate in a current 
source mode (current limit mode). Progressively all the FB-
SM capacitors are simultaneously charged in a current limiting 
mode until each capacitor voltage reaches ௌܸெ, when the H-
bridge operates in a voltage source mode. Thus, when a FB-
SM is taken out of pulse generation (that is, bypassed) it is 
charged to the pre-discharge voltage level while waiting for 
the next pulse generation. Fig. 5 illustrates the principle of 
generating four-level pulses withܰ ൌ  ?, rising to the pulse-
peak voltage, as well as its decrease. During voltage increase 
(at the zero voltage-levelܰ ൌ  ?), for the first level (ܰ ൌ  ?) 
only one FB-SM is inserted, SM1, then for the second level 
(ܰ ൌ  ?) SM2 is inserted, adding to SM1, and finally SM3 is 
inserted, meaning all three SMs source the load, forming the 
pulse-peak voltage. 
The transition to zero voltage is controlled by bypassing the 
first inserted FB-SMs first, based on the FIFO concept as 
illustrated in Fig. 5. 
 
B. FB-SM Capacitance sizing 
 
In Figs. 4 and 5, after the FB-SM capacitor voltage droops 
due to transferring some of its stored energy to the load, it is 
charged to the pre-discharged voltage via the charging circuit 
in stage III. Thus, if a bipolar rectangular pulse of pulse time ݐ௣ is considered (as in Fig. 4), the energy transferred to the 
load per pulse polarity, with a small voltage droop, can be 
expressed as  ?ܥௌெሺ ௌܸெଶ െ ௢ܸଶሻܰ ൎ ௣ܸଶܴ ݐ௣ (4) 
where ௣ܸ is the peak of the of the rectangular pulse across the  
resistive loadܴ. Modeling the load as a resistor is valid if the 
target pulses range is in microseconds and longer [2], which is  
 
the targeted range in this paper. 
By neglecting semiconductor voltage drops, from (1), (2) 
and (3), equation (4) becomes  ?ܥௌெ ݊ଶ ௦ܸଶܰ ሺ ? െ ߚଶሻ ൌ ݊ଶ ௦ܸଶܴ ݐ௣ (5) 
Re-arranging (5), the FB-SM capacitance can be estimated as ܥௌெ ൌ  ?ܰݐ௣ሺ ? െ ߚଶሻܴ ߙ (6) 
whereߙ ൒  ? is a factor to account for neglected 
semiconductor voltage drops and circuit parasitic resistances.    
Although the estimated value in (6) is based on a rectangular 
pulse waveform, it can be used for a multilevel pulse 
waveform. At the individual FB-SM level ݐ௣ is substituted by ݐ௫ where ݐ௫ is the total insertion time for each individual FB-
SM capacitor based on the discussed FIFO principle of 
insertion. 
IV. EXPERIMENTAL VALIDATION 
A scaled down experimental set-up consisting of five FB-
SMs is used to validate operation and the flexibility of the 
proposed pulse generator. The experimental set-up parameters 
are given in Table I, while Fig. 6 shows rig details. Stage-I H-
bridge inverter is shown in Fig. 6a, a module combining 
stages-II, III and IV is depicted in Fig. 6b, the five modules 
are shown in Fig. 6c, and the complete set-up is shown in Fig. 
6d. With five FB-SMs, the PG is able to generate a multilevel 
bipolar pulse waveform of up to six voltage-levels (ܰ ൅  ?) in 
each polarity. A six level bipolar voltage-pulse is shown in 
Fig. 7a, where the FB-SM DC voltage is 100V (hence, ݊ ௦ܸȀܰ ൌ100V) for the five FB-SMs successively inserted at 
ȝV LQWHUYDOs 7KH 9 SHDN LV IRU ȝV ZKHQ DOO the FB-
SMs are inserted. With the reverse FB-SM sequencing process 
on the trailing edge, a pulse ݐ௣ ൌȝV RI 9 SHDN LV
impressed across the load. 
TABLE I 
SPECIFICATIONS FOR THE SCALED-DOWN  
EXPERIMENTAL SET-UP 
 
Stage-I inverter frequency 16 kHz 
Output peak-peak pulse voltage  1 kV 
DC input voltage Vs 25 V 
Pulse repetition frequency fs 2 kHz 
Input inductance Lin ȝ+ 
Transformers secondary turns n 20 
Number of FB-SMs N 5 
Load resistance R  
FB-SM capacitance CSM ȝ) 
Percent voltage ripple ȕ 0.98 
Safety factor ߙ 1 
 
 
 
 
(a) 
 
(b) 
Fig. 7. Experimental results for the multilevel pulse. (a) 500V pulse. (b) Three 
FB-SM capacitor voltages. 
 
The voltages of three FB-SM capacitors are shown in Fig. 
7b. The capacitor voltages balance around 100V, and 
immediately after contributing to a pulse-polarity generation, 
all started to charge. The 100V charging level for the FB-SM 
capacitor is obtained from rectifying the stage-II square AC 
voltage of each FB-SM.  Since the DC voltage input is 25V, 
the output square AC voltage from stage-I inverter has a peak-
voltage of 25V, as shown in Fig. 8, which also shows the 
typical primary current of the stage-II transformers.  
 
 
Fig. 8. Experimental results of stage-I inverter voltage and current 
waveforms.  
 
  
 
(a) 
 
(b) 
Fig. 9. Experimental results for the rectangular pulse. (a) 500V pulse. (b) 
Three FB-SM capacitor voltages. 
 
By inserting the five FB-SM capacitors simultaneously in 
VHULHVDUHFWDQJXODUSXOVHZDYHIRUPRIȝVLVJHQHUDWHGIURP
the proposed PG as shown in Fig. 9a, while the capacitor 
voltages of three FB-SMs are shown in Fig. 9b. The pulse 
transition time is limited not by absolute delays, but delay 
variation between FB-SMs and IGBT rise and fall time 
variations. The flexibility of inserting and bypassing the FB-
SM capacitors without affecting their voltage balance allows 
generating pulses of combined null periods (no intervening 
zero period between two successive opposite polarity pulses). 
Ref
Time: 100 µs/div. 
Voltage: 200 V/div.
Ref Time: 100 µs/div. 
Voltage: 20 V/div.
Ref
Time: 25 µs/div., Voltage: 20 V/div., and Current: 2 A/div.
Stage-I inverter 
Voltage
Stage-I inverter 
Current
Ref
Time: 100 µs/div. 
Voltage: 200 V/div.
Ref Time: 100 µs/div. 
Voltage: 20 V/div.
 (a) 
 
(b) 
Fig. 10. Experimental results for combined null multilevel ±500V pulses. (a) 
With ȝVpulse peak duration. (b) With DȝVpulse peak duration. 
 
Figs. 10a and 10b show two six-level voltage pulses, where 
the null load voltage durations between the negative and 
positive pulse polarities are combined, when the FB-SM 
capacitors are inserted at the pulse-SHDN IRU ȝV DQG ȝV
respectively.  
Combined null load voltage durations in the case of 
rectangular pulses with different positive and negative 
GXUDWLRQVȝVDQGȝVUHVSHFWLYHO\DUHVKRZQLQ)LJD
Not only different positive and negative pulse durations can be 
generated by the proposed PG, but different magnitudes 
(+500V and -300V) are possible, as shown in Fig. 11b. In Fig. 
11b, two FB-SMs are bypassed during negative pulse polarity 
generation, hence, the peak of the positive-pulse polarity is 
500V and the peak of the negative-pulse polarity is 300V, 
each of ȝV GXUDWLRQ )LJ F VKRZV WKH YROWDJHV RI WKUHH
FB-SM capacitors, where one is bypassed. In Fig. 11c, the 
bypassed FB-SM capacitor voltage is near 100V (as it only 
FRQWULEXWHV WR SRVLWLYH SXOVH JHQHUDWLRQ IRU ȝV ZKLOH WKH
other two capacitors contribute to generating both pulse 
polarities. 
 
(a) 
 
(b) 
 
(c) 
Fig. 11. Experimental results for the combined null-load voltage rectangular 
voltage pulses. (a) PRVLWLYH DQG QHJDWLYH SXOVH GXUDWLRQV RI ȝV DQG ȝV
respectively. (b) Positive and negative pulse peak voltage of +500V and -
300V, respectively. (c) Three FB-SM capacitor voltages. 
 
Finally, by inserting all the FB-SM capacitors 
simultaneously on the rising edge then bypassing them 
sequentially on the falling edge, the proposed PG is able to 
create ramp pulse waveforms (which mimic conventional 
exponential pulse waveforms). The generated trailing edge 
ramp pulse waveform is shown in Fig. 12a and the capacitor 
voltages of three FB-SM capacitors are shown in Fig. 12b. 
 
Ref
Time: 100 µs/div. 
Voltage: 200 V/div.
Ref
Time: 100 µs/div. 
Voltage: 200 V/div.
Ref
Time: 100 V/div. 
Voltage: 200 V/div.
Ref
Time: 100 V/div. 
Voltage: 200 V/div.
Ref
Time: 250 V/div. 
Voltage: 20 V/div.
Ref
 (a) 
 
(b) 
Fig. 12. Experimental results for the ramp trailing edge pulse. (a) 500V pulse. 
(b) Three FB-SM capacitor voltages. 
 
V. PROPOSED TOPOLOGY ASPECTS AND LIMITATIONS 
A. Transformer Series Primary Isolation Technique Aspects 
A key aspect of the proposed PG, hence an attribute, is that 
each FB-SM is powered via a separate transformer, but with a 
single coupled primary source. By using a single primary turn 
(a common conductor passing through the core longitudinal 
axis as shown in Fig. 2), HV properties of isolation and low 
interwinding capacitance are obtained. 
For scaling to high power, the H-bridge DC to square wave 
AC generator should operate in two modes. The first mode is a 
current control mode, by utilizing inductor ܮ௜௡(and its current 
as feedback) in Fig. 2 and transformer leakage, and the second 
mode is as a voltage controller by decreasing the switching 
frequency or bypassingܮ௜௡.   
The current control mode is used to initially charge the 
system capacitors from 0V to݊ ௦ܸȀܰ. The current control 
mode is key to maintaining FB-SM capacitor voltage balance. 
In a current control mode, the transformer acts like a current 
transformer, where ߑ݊݅ ൌ  ? and  ௌܸெ ൏ ݊ ௦ܸȀܰ conditions 
dominate. This means all the primary energy is transferred to 
the FB-SM with the lowest capacitor voltage. Thus 
progressively all the FB-SM capacitors charge to a level where 
voltage transformer conditions dominate, that is ௌܸெ ൌ ݊ ௦ܸȀܰ 
control ensures all capacitors have the same voltage, but a FB-
SM with a voltage higher than ݊ ௦ܸȀܰ receives no charge. 
Capacitor voltage balance is assured because the lowest 
voltage FB-SM capacitor(s) will always charge to݊ ௦ܸȀܰ, 
while a capacitor voltage(s) ௌܸெ ൐ ݊ ௦ܸȀܰ will not increase 
because the secondary output appears as an open circuit 
condition. 
At modest power levels, a compromise on the magnitude of ܮ௜௡ can avoid the need for two mode control of the H-bridge. 
Specifically inductance large enough to limit peak currents 
(particularly at system FB-SM capacitor initial charge up), but 
small enough to minimize the loss at the maximum output 
voltage (since it adds to transformer leakage inductance), at a 
given frequency. 
 
B. Factors affecting FB-SM Capacitance Sizing  
Basically HV pulse specification is determined by the 
application and the load requirements. The factors are mainly 
the pulse peak voltage ௣ܸ, the repetition time ௦ܶ, and the pulse 
duration timeݐ௣. Based on these and the load resistanceܴ, the 
FB-SM capacitance can be estimated as in (6). However, two 
factors will affect capacitance, namely:  
x The capacitor voltage droop after contributing to the 
generated pulse; and  
x The neglected semiconductor voltage drops and 
circuit parasitic resistances. 
 These two factors are considered in (6) by introducing two 
variables ߚ andߙ. ߚ is the percent remaining capacitor voltage 
after contributing to the pulse. The voltage across the 
capacitor will be restored to ௌܸெ ൌ ݊ ௦ܸȀܰ after contributing to 
the pulse (of peak voltage݊ ௦ܸ), then this cycle will be 
continued every ௦ܶ. This voltage fluctuation is the capacitor 
voltage ripple. A common practice allows a voltage ripple up 
to 0.1 pu. Consequently, the minimum remaining voltage is 
0.9 pu. Thus, the suggested values of ߚ will range from 0.9 pu 
to 1 pu.  
With the selected value ofߚ, the equivalent capacitance will 
control the droop. However, the neglected voltage drops and 
parasitic resistance may affect the designed droop adversely if 
not compensated. Accordingly, since all the parameters in (6) 
are fixed, the safety factorߙ is used to increase the FB-SM 
capacitance if the droop level is not satisfactory. Initially, the 
safety factor is set toߙ ൌ  ?, the droop value is tested, if it is 
not satisfactory, ߙ is increased. 
  
C. Pulse Generation Limitations  
The ability of the proposed HV-PG to generate the required 
pulse waveforms at high repetition rates depends on the 
following factors: 
x The speed of the selected controller in executing the 
control software instructions, such that the total 
software execution time is less than the required 
pulse repetition time; and  
x The turn ON/OFF delay times (and mismatch) of the 
power semi-conductor switches and their gate drives. 
Rectangular as well as ramp pulses may require accurate 
turning ON/OFF timing of the semi-conductor switches. 
Ref
Time: 100 µs/div. 
Voltage: 200 V/div.
Ref Time: 100 µs/div. 
Voltage: 20 V/div.
Timing deviation may be evident in the practical generation of 
pulses. A solution is to pre-compensate the gate signal timing 
by software control such that actual switching OFF/ON 
timings are matched. 
Increasing or decreasing the number of the MMC FB-SMs 
has no effect on the DC input supply (other than its current 
rating). Increasing the number of the FB-SMs will provide 
flexibility of pulse waveform generation by creating ܰ levels, 
and will provide redundant FB-SMs in the case of failure and 
will allow reducing the voltage rating of the semi-conductor 
switches. In contrast, the minimum number of FB-SMs is 
ultimately dependent on the desired HVDC level as well as the 
voltage rating of the semi-conductor switches and their turn 
ON/OFF speed.  
 
VI. CONCLUSION 
This paper presented a new pulse generator topology based 
separately sourced MMC FB-SMs. With a dedicated charging 
circuit for each FB-SM capacitor, no voltage balancing 
technique for the FB-SM capacitors is required. Individual 
capacitor charging is obtained from three successive stages 
namely: conversion of a common LVDC input voltage to a 
high-frequency AC voltage square-wave; step-up and isolation 
of the AC voltage-level via nano-crystalline step-up 
transformers; and rectification of the secondary transformer 
AC voltage by a diode full-bridge rectifier. HV bipolar pulses 
are formed across the load in the fourth stage via series 
connected FB-SMs. Thus, the proposed topology is modular 
and scalable. Not only rectangular pulse waveforms can be 
generated, but multilevel pulses with controlled ݀ݒȀ݀ݐ and 
ramp pulses are possible. Along with pulse generation 
flexibility, the FB-SM capacitance is relatively small, which 
reduces converter footprint. With five modules (each module 
is formed of a nano-crystalline transformer, diode full-bridge 
connected to the FB-SM capacitor, and a FB-SM) a scaled-
down rig produced different pulse shapes at peak to peak pulse 
voltages of 1 kV. This establishes the viability of the proposed 
topology for PEF applications. 
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